Mylex DAC960PG Guia de Instalação descarregar pdf (Página 17)

Introduction

Manual No. 771971 1-3

Figure 1-2. DAC960PG Controller Component Layout

1, 2, or 3 connectors on the top edge of the DAC960PG provide the interface

for internal SCSI devices. SCSI Channel 0 (and Channel 1 if installed) is

also available on the end of the card for connecting to external disk array

enclosures or other SCSI devices.

The DAC960PG controller uses a 32-bit RISC-based microprocessor, ASIC

logic arrays, and dedicated read/write cache memory to reduce the host

system’s CPU load and to increase disk I/O throughput (up to a 50 MB/

second sustained PCI transfer rate).

On-board memory required for operation is an EDO ECC (72 pin, 40 bit)

SIMM module. DAC960PG controllers equipped with EDO ECC RAM

deliver enhanced performance through zero wait-state CPU/SIOP burst-

cycle transfers between the DAC960PG cache and the host system. The

memory configuration on DAC960PG controllers may be 4, 8, 16, 32, 64, or

128 MB (60 ns, 0 wait states).

1 2 ... 12 13 14 15 16 17 18 19 20 21 22 ... 105 106

Sem comentários

Mylex DAC960PG Guia de Instalação Página 17